pub(crate) fn py_cell_assembly_detection( trains: Vec<PyReadonlyArray1<'_, i32>>, bin_size: usize, threshold: f64, ) -> Vec<Vec<usize>>