pub fn emit(graph: &ScGraph) -> Result<String, String>
Emit a synthesizable SystemVerilog module from an SC graph.
The graph should pass verify::verify() before emission.
verify::verify()