SC-NeuroCore Documentation
Pricing
Initializing search
sc-neurocore
Home
Learning Path
Competitive Landscape
Guides
Validation
Studio (Experimental)
Tutorials
Benchmarks
Architecture
Hardware
API Reference
Benchmarks
Research
Reports
Development
Changelog
Pricing
Rust Engine API
SC-NeuroCore Documentation
sc-neurocore
Home
Learning Path
Competitive Landscape
Guides
Guides
For Research Labs
Getting Started
Install Profiles
User Manual
Technical Manual
Layer-by-Layer Guide
Advanced Usage
Performance Tuning
Integration Guide
Examples
SC for Neuroscientists
SC for Hardware Engineers
SC for ML Engineers
Spike Codec Library
FAQ
Glossary
API Cheatsheet
Notebook Guide
NIR Integration
Visual Studio
Encoding Guide
NeuroML Import
NAS Guide
Validation
Validation
LIF f-I Curve
Izhikevich 20 Patterns
Hodgkin-Huxley 1952
Brian2 Parity
NeuroBench SHD
Studio (Experimental)
Studio (Experimental)
Compiler Inspector
Synthesis Dashboard
Training Monitor
Network Canvas
Integration & Projects
WebSocket Progress
ODE Equation Editor
SVG Vector Export
Onboarding Tour
Tutorials
Tutorials
Studio Quickstart
SC Training Pipeline
SC Fundamentals
Building Your First SNN
Surrogate Gradient Training
Hyper-Dimensional Computing
FPGA Deployment in 20 Minutes
FPGA Deploy Cookbook
Rust Engine & Performance
Brunel Network Translation
MNIST SC Classification
Online Learning (STDP)
Hardware Co-simulation
Reservoir Computing
Multi-Scale Networks
Neuromorphic Signal Processing
Fixed-Point Arithmetic
Network Export & Deployment
Quantum-SC Hybrid Networks
Debugging SC Networks
Custom Neuron Models
Ensemble Methods
SC Theory Deep Dive
Adapter Ecosystem
Formal Verification
Neuron Model Selection
Spike Train Analysis
Biological Circuits
SC→Quantum Bridge
Predictive Coding
Fault Tolerance
Learning Rules Catalog
SpikeInterface Import
NIR Bridge
Network Simulation Engine
Identity Substrate
Equation-to-Verilog Compiler
ArcaneNeuron
Model Zoo
MPI Distributed Simulation
JAX Training
ANN-to-SNN Conversion
Learnable Delays
FPGA Deployment
Energy Estimation
Spike Debugger
Platform Profiler
Model Compression
DVS Pipeline
NeuroBench
Auto-Fit
Digital Twin
Multimodal Fusion
AER Communication
Hardware-Aware NAS
Formal Equivalence
Training Profiler
Spiking Transformers
O(1) Memory Training
Architecture Doctor
Spike Augmentation
Continual Learning
Chip Compiler
Temporal Verification
Explainability
Differential Privacy
Fault Resilience
Encoding Optimizer
Event-Driven Simulation
SNN Optimizer
Spike-Domain DSP
Homeostasis
Multi-Timescale
Spike Codec
Symbolic Reasoning
Energy Accounting
Spike GNN
Reservoir Computing
Spike Normalization
Knowledge Distillation
Quantization-Aware Training
Residual Blocks
Neuromorphic Control
Contrastive SSL
Transfer Learning
Spiking Neural ODEs
Topology Analysis
Few-Shot Learning
Benchmarks
Benchmarks
Cross-Framework Comparison
Architecture
Architecture
Overview
Component Inventory
Hardware
Hardware
Hardware Guide
FPGA Toolchain Guide
Hardware Manual
Implementation Summary
Synthesis Results
API Reference
API Reference
Full Reference
Command-Line Interface
Self-Hosted Hub
Network Simulation Engine
Monitors & Stimulus Sources
MPI Distributed Runner
Cortical Column Microcircuit
Gamma Oscillation (PING)
Neuromorphic Swarm Control
Neuromorphic Datasets
Hardware Drivers
Framework Integrations (Lava/Loihi)
Exception Hierarchy
Named Constants
Speculative Bridges
Speculative Bridges
DNA Mapper
Photonic NoC
Stochastic Photonic Co-Design
Quantum Annealing
Core
Core
Neuron Model Catalogue
Neurons
Synapses
Layers
Sources
Recorders
Spike Train Analysis
Utilities
Acceleration
Ensembles
Solvers
Transformers
Decoders & Bio
Decoders & Bio
Neural Decoders (POYO+/POSSM/NDT3/CEBRA)
Transcriptomic (scKGBERT/Geneformer)
GPU Backend (wgpu)
Dopamine STDP Synapse
Short-Term Plasticity Synapse
Compiler & Export
Compiler & Export
Compiler
Adaptive Precision
Export
HDL Generation
Training
Training
Training API
Delay Training
ANN-to-SNN Conversion
Identity & AI
Identity & AI
Identity Substrate
AI-Optimized Neurons
Tools
Tools
Energy Estimator
Spike Debugger
Streaming Server
Platform Profiler
Model Compression
Resource Optimizer
Auto-Fit
Digital Twin
Multimodal Fusion
NeuroBench
Training & Profiling
Training & Profiling
Spike Profiler
O(1) Online Learning
Architecture Doctor
Spike Augmentation
Continual Learning
Explainability
Explainability
SNN XAI
Privacy & Safety
Privacy & Safety
Differential Privacy
Fault Resilience
Encoding
Encoding
Encoding Zoo + Optimizer
Simulation
Simulation
Event-Driven
Optimization
Optimization
SNN Optimizer
Signal Processing
Signal Processing
Spike DSP
Data
Data
Spike Codec
Spike GNN
Symbolic
Symbolic
Symbolic Reasoning
Energy
Energy
Energy Accounting
Reservoir
Reservoir
Auto-Critical
Training Trifecta
Training Trifecta
Spike Normalization
Knowledge Distillation
QAT
Residual Blocks
Contrastive SSL
Transfer
Transfer
Transfer Learning
Continuous
Continuous
Spiking Neural ODEs
Analysis
Analysis
Graph Topology
Few-Shot
Few-Shot
Meta-Learning
Control
Control
Neuromorphic Control
Stability
Stability
Homeostasis
Multi-Timescale
Verification
Verification
Temporal Properties
Hardware Compilation
Hardware Compilation
Chip Compiler
Transformers & SSM
Transformers & SSM
Spiking Transformers
Architecture Search
Architecture Search
Hardware-Aware NAS
Sensors & Communication
Sensors & Communication
DVS Pipeline
AER-over-UDP
Interoperability
Interoperability
NIR Bridge
SC-NIR Metadata
Domain Modules
Domain Modules
Adapters
Audio
Bio
Chaos
Contrastive SSL
Continual Learning
Core Modules
Dashboard
Digital Twin
Knowledge Distillation
Meta-Learning
Multimodal Fusion
Generative
Graphs
HDC
Interfaces
Learning
Math
Models
Model Pages
Model Pages
SCIzhikevichNeuron
Optics
Physics
Pipeline
Differential Privacy
QAT
Quantum
Fault Resilience
Auto-Critical
Robotics
SCPN Layers
SCPN NeuroCore Bridge
Sleep
Spatial
Spike GNN
Symbolic Reasoning
Multi-Timescale
World Model
World Model
Overview
Predictive Model (LGSSM)
Industrial
Industrial
Industrial Applications
Safety Certification
ASIC Flow
Fault Injection
UVM Generator
Substrates
Substrates
Spintronic Mapper
Chiplet Generator
Memristor Mapper
Analog Bridge
Exascale
Exascale
Hypervisor
Digital Twin Sync
Frontiers
Frontiers
Evolutionary Substrate
Meta-Plasticity
ArcaneZenith Cognitive Core
Bioware Interface
Federated SC
BCI Studio
Acceleration
Acceleration
Mojo SIMD Kernels
Julia ODE Solvers
Native FFI Array Guards
Formal + Safety
Formal + Safety
Lean 4 Safety Proofs
Edge + Wire Protocol
Edge + Wire Protocol
AER Interconnect Router
Protobuf Schemas
Unification
Unification
Explainability
Neuro-Symbolic
Stochastic Doctor
Model Zoo (V2)
Integration Reference
Safety
Safety
FMEA
Traceability
Infrastructure
Infrastructure
Hardware
Security
Verification
Visualization
Speculative (research/)
Speculative (research/)
See research/README.md
Benchmarks
Benchmarks
Comparison
Training Benchmarks
Summary
Detailed Report
Research
Research
JOSS Paper (Preprint)
Neuromorphic Primer
V3.7 Adaptive Runtime Engine
Reports
Reports
Capability Report
State Report
Remediation Plan
Driver Manual
Development
Development
Maintenance Tools
Security Hardening
V3 Migration
Release Notes v2.0.0
Changelog
Pricing
Rust Engine API
Pricing
Back to top